← Back to projects

MIPS Processor

Mar – May 2025

A MIPS processor built from the ground up in VHDL and verified component-by-component with testbenches.

Used VHDL and the Vivado toolchain to design and build the individual components of a MIPS processor.

Tested every entity of the processor with dedicated testbenches to verify correctness and ensure quality across the design.